Abstract-This paper presents a new simple and straightforward method for designing Self-Testing Embedded (STE) parity checkers. The building block is the two-input XOR gate. During normal, fault-free operation, each XOR gate receives all possible input vectors. The great advantage of the proposed method is that it is the only one that gives, in a simple and straightforward way, optimal STE realizations with respect to the cost (number of XOR gates) and the speed (number of XOR gate levels).
INTRODUCTION
ELF-CHECKING Circuits (SCCs) [1] are widely used in applications with high reliability requirements, due to their ability to detect errors on line during the normal operation. The types of errors covered include those caused by permanent, transient, as well as intermittent, faults. An SCC consists of a functional circuit, whose outputs are encoded by an error detecting code, and a checker, as shown in Fig. 1 . The reliability of an SCC strongly depends on the ability of its checker to behave correctly, despite the possible occurrence of internal faults. It has been shown that this is achieved when the checker satisfies either the Totally Self-Checking (TSC) [2] or the Strongly Code-Disjoint (SCD) [3] property. In this paper, we will take into account the TSC property. The TSC checker is a circuit which satisfies the self-testing, fault secure, and code disjoint properties [4] .
DEFINITION 1. A circuit is self-testing for a set of faults F if, for
every fault in F, the circuit produces a noncode output for at least one code input.
DEFINITION 2. A circuit is fault secure for a set of faults F if, for every fault in F, the circuit never produces an incorrect code output for all code inputs.

DEFINITION 3. A circuit is code disjoint if, during fault-free operation, code inputs map into code outputs and noncode inputs map into noncode outputs.
Some authors believe that the fault secure property is meaningless for checkers [5] , [6] , while some others believe that it is useful for all others except the final checker [7] . The checker is an embedded circuit, that is, its input lines are not primary inputs of the chip. In most cases [8] , the checker receives during normal, fault-free operation a predetermined set of code inputs which may be a subset of its entire input code space. Thus, the problem that arises is that of designing a checker which is tested for a set of faults F, by the input patterns that it receives during normal, faultfree circuit operation. Such a checker is called Self-Testing Embedded (STE) checker. The problem of designing an STE checker is, in a sense, the inverse of the problem of test pattern generation. In the latter, a realization of a circuit that implements a certain logic function is given and the problem is to find a set of input patterns for the circuit that tests it. In the former, however, the set of input patterns that the circuit receives during normal, fault-free operation is given, and the problem is to find a realization of the circuit that implements the required logic function and that is tested by the given set of normal input patterns.
Among the error detecting codes that are used in computer systems, the parity codes have found the widest application [4] , [9] . Parity encoding is usually used on buses, registers, and memory arrays. In this paper, we will address the problem of designing STE parity checkers. Two approaches have been followed to design STE parity checkers. One approach uses additional hardware and signals with aim the generation of additional code words [10] , [11] . In [10] , in order to achieve the design of an STE parity checker in a cascaded form, the authors proposed the use of one flip-flop that changes value with every clock pulse. The disadvantage of this method is the long delay due to the cascaded form of the checker. Also, a stuck-at fault on the clock line is never detected and prevents the checker from receiving its test set. In [11] , the use of an LFSR was proposed. The great drawback of this method is the prohibitively large hardware overhead. For example for a parity checker with n inputs, that is, n -1 two-input XOR gates, this method requires n additional XORs and n clocked flip-flops. Besides this, a stuck-at fault on the clock line cannot be detected and causes the same serious problem with the given in [10] method.
In the other approach, the checker is designed in such a way as to be self-testing with the code inputs that receives during the normal, fault-free operation of the functional circuit [8] , [12] , [13] , [14] , [15] , [17] . In this case, the set of the checker code inputs must satisfy some conditions. The first method that followed this approach is given in [12] . The algorithm proposed in [12] makes backtracks in order to design STE parity checkers. The backtracks make the algorithm prohibitively time consuming for a large number of inputs. Besides the above drawback, in order to get an optimal, with respect to the XOR-gate levels, implementation of the parity checker, an exhaustive search of the design space is required, which, when the number of inputs is not very small, can be prohibitively large. Three algorithms for designing STE parity checkers, under different conditions or possible faults, have already been presented in [8] , [13] , [14] , [15] . The parity trees and parity checkers, which are designed by Algorithm A [8] , [13] , Algorithm B* [8] , and Algorithm B0 [14] , are tested by the normal input patterns for single stuck-at faults on the terminal lines of the XOR gates. However, in most implementations of the XOR gate, there are possible faults that may not be modeled as single stuck-at faults on the input or output lines of the gate. In such cases, it is desirable to test each XOR gate exhaustively.
It has been shown in [8] , [15] that, for any one 4-by-n Boolean matrix with four distinct even-parity rows such that each column has exactly two 0s and two 1s, there exists an STE even-parity checker that is tested by the four rows of this matrix. Also in [8, algorithm C*], [14, algorithm C0] , [15] , an algorithm has been presented which finds a realization of the parity checker such that each XOR gate of the tree is tested exhaustively by the rows of the given matrix. Particularly for any 4-by-n matrix satisfying the above mentioned conditions, the algorithm presented in [8, algorithm C*], [14, algorithm C0] , [15] gives a set of STE parity checker realizations, any one of which has the same cost, that is, the same number of XOR gates, but the number of XOR gate levels may differ from realization to realization. The propagation delay is a very important feature of the checker. The global speed of a self-checking circuit may decrease significantly due to the long delays of the checkers [16] . The algorithm given in [8, algorithm C*], [14, algorithm C0] , [15] suffers from the following drawbacks: The authors have not shown that, for any 4-by-n Boolean matrix satisfying the necessary conditions, the set of STE parity checker realizations that can be designed by their algorithm includes an optimal realization with respect to the number of XOR gate levels. Also, the authors have not given guidelines to reduce the number of realizations that should be designed in order to get the best realization that can be designed by their algorithm. Therefore, an exhaustive search of the design space is required which, when the number of inputs is not very small, can be prohibitively large.
To avoid the above drawbacks, a new method to design STE parity checkers was presented in [17] . In [17] , guidelines are given which help in reducing the number of STE realizations that should be examined to get an optimal one, avoiding the exhaustive design of all possible realizations. The optimality of a realization refers to the number of gate levels; all realizations have the same number of gates. The drawback of this method is that the functionality of the guidelines has been verified only by examples, thus, their general applicability is questionable.
In [18] , we have given a method to design optimal Completely Testable Embedded (CTE) parity trees and STE tworail checker trees. (A logic block is called CTE when it is completely testable, that is, it is tested for a set of faults F by the input patterns that it receives during the normal circuit operation.) The Self-Testing two-rail checker tree with n input pairs, as described in [1] , [2] , has one-to-one correspondence with a CTE n-input parity tree. The STE parity checker consists of two CTE parity trees. Each parity tree can be designed to be optimal following the method given in [18] . However, the optimality of the parity checker depends also on the partition of the inputs into two groups, one for each parity tree. Therefore, the method given in [18] cannot be used for designing optimal STE parity checkers.
This paper gives a new method for designing STE parity checkers. The proposed method is the only one that, when the code inputs of the checker satisfy the necessary conditions for the existence of a STE parity checker, gives, in a simple and straightforward way, an optimal STE realization with respect to the number of XOR gate levels and the required hardware. Also, we show the practical interest of the proposed method.
DESIGN OF STE PARITY CHECKERS
Throughout this paper, parity checkers realized with twoinput XOR gates are considered. Thus, when, in the sequence of this paper, we refer to a parity checker realization, we mean a realization with two-input XOR gates. In this section, we first discuss the necessary conditions which are satisfied by any test set of a parity checker realized with two-input XOR gates.
It has been shown in [19] that, if a parity tree is realized with two-input XOR gates, then four inputs (test patterns) of the tree are sufficient to exhaustively test any XOR gate of the tree or, in other words, when the tree receives four suitable input patterns, each XOR gate of the tree receives all possible four input patterns. Of course, the actual four test patterns required depend on the exact shape of the parity tree.
The following lemma gives the necessary conditions that satisfy any test set of a parity checker realized with twoinput XOR gates [15] .
LEMMA 1. Consider a 4-by-n Boolean matrix F¢ whose rows constitute a test set of a parity checker realized with two-input XOR gates. Then, F¢ has distinct rows, all rows have even (or odd) parity, and each of its columns has exactly two 0s
and two 1s. Lemma 2 gives the necessary conditions that satisfy any test set of a parity tree realized with two-input XOR gates.
LEMMA 2. Consider a 4-by-n Boolean matrix F¢ whose rows constitute a test set of a parity tree realized with two-input XOR gates. Then, F¢ has distinct rows, two of which have even parity and the other two odd parity, and each of its columns has exactly two 0s and two 1s.
PROOF. At least two input lines to this checker directly feed an XOR gate. Since the four patterns test this XOR gate exhaustively, we conclude that the four patterns are different. Furthermore, each input directly feeds an XOR gate. To test that gate exhaustively, the input line should receive 0 for two patterns and 1 for the other two patterns. Therefore, each column of F¢ has two 0s and two 1s. We will prove that F¢ has two rows with even parity and the other two with odd parity by contradiction. Suppose that F¢ does not satisfy the above property. Then, when the parity tree receives as input patterns the rows of F¢, the output of the tree will not give two times the value 0 and two times the value 1, which implies that the output XOR gate of the tree does not receive all four possible input vectors. This contradicts the assumption that the rows of F¢ constitute a set of the parity tree. V
There are six possible 4-bit sequences with two 0s and two 1s: = . Let an M-matrix be any 4-by-n Boolean matrix with columns from the set {a 0 , a 1 , a 2 , a 3 , a 4 , a 5 } and distinct rows with the same parity (even or odd). Also, let an N-matrix be any 4-by-n Boolean matrix with columns from the set {a 0 , a 1 , a 2 } and distinct rows with even parity. Note that, according to Lemma 1, when the four test patterns of a parity checker entered as the rows of a matrix, they result in an Mmatrix.
LEMMA 3. Consider a 4-by-n M-matrix F¢. Then, if we replace the columns a 3 , a 4 , and a 5 of F¢ with the columns a 0 , a 1 , and a 2 , respectively, we get an N-matrix F.
PROOF. We can easily see that when the rows of an Mmatrix F¢ have odd parity, then F¢ contains an odd number of columns a 3 , a 4 , and a 5 , while, when the rows of F¢ have even parity, F¢ contains an even number of columns a 3 , a 4 , and a 5 . If we replace a column a i , a i ∈ {a 3 , a 4 , a 5 }, by its complement, all the rows of F¢ will change parity. Then, taking into account the above we conclude that replacing the columns a 3 , a 4 , and a 5 of an M-matrix F¢ by their complements a 0 , a 1 , and a 2 , respectively, we get a matrix F, all of whose rows have even parity; either the rows of F¢ have even or odd parity. Now, suppose that two rows of F¢ differ only in the f bit. It is obvious that, by replacing the f column of the F¢ with its complement, the f bit of both rows will change value, thus, the two rows will remain distinct. The above implies that replacing the columns a 3 , a 4 , and a 5 of an M-matrix F¢ by the columns a 0 , a 1 , and a 2 , respectively, we get a matrix F, all of whose rows are distinct and have even parity, that is, we get an N-matrix F. V
It is evident that a number of distinct M-matrices correspond to the same N-matrix. Let D F be the set of M-matrices F¢ which correspond to the same N-matrix F. 
That is, if we substitute the input sequence a i of a XOR gate by a i , then the output sequence of the gate is complemented.
Also, if the XOR gate g receives the sequences a i and a j with i ≠ j and i, j ∈ {0, 1, 2}, and we replace a i and a j with a i and a j , respectively, then the output sequence of g remains the same. Suppose that, for the realization T of a parity checker, each XOR gate is tested exhaustively by the rows of an N-matrix F. When, during normal operation, T receives as input vectors the rows of F, a gate g of T receives the input sequences a i and a j with i ≠ j and i, j ∈ {0, 1, 2}. Then, taking into account the above, we conclude that, when T receives, during normal operation, as input vectors, the rows of a matrix F¢, where F¢ ∈ D F , the gate g receives the input sequences a i , a j or a i , a j or a i , a j with i ≠ j and i, j ∈ {0, 1, 2}. We can see that each pair of sequences (a i , a j ), ( , a a ) i j , and ( , ) a a i j with i ≠ j and i, j ∈ {0, 1, 2} gives all four possible vectors. Therefore, each gate g of T is tested exhaustively. The proof of the inverse can be made in the same way. V Theorem 1 implies that the design of an STE parity checker for a M-matrix F¢ is equivalent to the design of an STE parity checker for an N-matrix F, where F¢ ∈ D F . When the rows of F¢ have even parity, we have to append an inverter to the output of the one tree of the checker in order to get the two-rail output code.
An STE parity checker consists of two CTE parity trees. An STE parity checker that is tested by the rows of an Nmatrix F will consist of two CTE parity trees which are tested by the rows of two matrixes F 1 and F 2 , respectively. The union of F 1 and F 2 constitutes the columns of F. Let an R-matrix be any 4-by-n Boolean matrix with columns from the set {a 0 , a 1 , a 2 } and distinct rows, two of which have even parity and the other two have odd parity. Then, taking into account Lemma 2, we conclude that F 1 and F 2 are two Rmatrixes.
Consider a parity tree with the suitable input sequences a 0 , a 1 , and a 2 assigned to the inputs of the tree so that each XOR gate is tested exhaustively. Let X i (m), X j (m), and X k (m) be the number of a i , a j , and a k input sequences, respectively, on the m level of a parity tree, where a i , a j , a k ∈ {a 0 , a 1 , a 2 }, a i ≠ a j , a j ≠ a k , and a k ≠ a i . For example, on the third level of the parity tree of Fig. 2 , we have X i (3) = 2, X j (3) = 3, and X k (3) = 3. The counting of the levels begins from the root of the tree. Consider the output of the tree as the input of the 0th level. Then, taking into account that the inputs of an XOR gate with output a i are a j and a k , we conclude that in a parity tree 
Then, using the recursive relations (1), we can calculate the number of a i , a j , and a k on each level of a parity tree with any number of XOR gate levels. Henceforth, we will characterize an XOR gate in a tree by its output sequence. For example, an XOR gate with output sequence a i will be called an a i gate. The design of optimal STE parity checkers is based on the following theorems. THEOREM 2. Let n i , n j , and n k be the number of the columns a i , a j , and a k , respectively, of an R-matrix F, where a i , a j , a k ∈ {a 0 , a 1 , a 2 } and a i ≠ a j , a j ≠ a k , a k ≠ a i . Then, each parity tree realization such that, when the tree receives the four rows of F, each XOR gate of the tree is tested exhaustively has
gates with output sequences, respectively, a i , a j , and a k.
PROOF. Suppose that a parity tree T with m XOR gate levels exists whose test set constitutes an R-matrix F with n i , n j , and n k columns a i , a j , and a k , respectively. We append to the parity tree T XOR gates so as to get a complete parity tree T' with m XOR gate levels. For any appended XOR gate, we know the desired output sequence a 0 , a 1 , or a 2 , so we can derive the input sequences of that gate. Thus, from T, we get the complete parity tree T¢ and its test set. Note that by add- The number of XOR gates with output sequences a i , a j , and a k , respectively, in the complete parity tree T¢ is equal to Therefore, the number of XOR gates with output sequences a i , a j , and a k in the XOR tree T will be, respectively, 
We note that, when the output sequence of the tree is a i , then X i (0) = 1 and X j (0) = X k (0) = 0. THEOREM 3. Let n i , n j , and n k be the number of the columns a i , a j , and a k , respectively, of an N-matrix F, where a i , a j , a k ∈ {a 0 , a 1 , a 2 } and a i ≠ a j , a j ≠ a k , a k ≠ a i . Then, each parity checker realization such that, when the checker receives the four rows of F each XOR gate of the checker is tested exhaustively, it has g i , g j , and g k gates with output sequences, respectively, a i , a j , and a k , where 
V
We remind the reader that when the output sequences of the checker are a i , then X i (0) = 1 and X j (0) = X k (0) = 0. The above theorem implies that given the values of n i , n j , and n k , the number of gates with outputs a i , a j , and a k , respectively, depends only on whether the output sequences of the checker are a 0 , a 1 , or a 2 .
The design procedure, that we give in the sequel, for any set of values n i , n j , and n k gives three STE parity checkers with output sequences a 0 , a 1 , and a 2 , respectively. Then, among these three STE parity checkers, the one with the least number of XOR gate levels is chosen.
In the design procedure, the following symbols are used: : denote the number of the input sequences a i , a j , and a k , respectively, of the t(m) level of the m tree of the parity checker.
Design Procedure
Consider an M-matrix F¢ and suppose that we want to design an optimal STE parity checker such that each XOR gate of the checker is tested exhaustively by the four rows of F¢. If the parity of the rows of F¢ is odd, we set Parity = 1, else we set Parity = 0.
At first, we replace the columns a 3 , a 4 , and a 5 of F¢ with the columns a 0 , a 1 , and a 2 , respectively, to get the N-matrix F, where F¢ ∈ D F . Let n i , n j , and n k be the number of a i , a j , and a k columns, respectively, of F, with a i , a j , a k ∈ {a 0 , a 1 , a 2 } and a i ≠ a j , a j ≠ a k , a k ≠ a i .
Algorithm
Step 1. Set i = 0, j = 1, k = 2, and c = 1.
Step 2. Set 
Step 6. Append to the inputs of T m (c) with input sequences a i , a j , and a k , W i , W j , and W k gates with outputs, respectively, a i , a j , and a k and set g i = g i -W i , g j = g j -W j , g k = g k -W k and t(m) = t(m) + 1.
Step 7. If at least one of g i , g j , and g k is not equal to zero, then set m = |m + 1| 2 , 1 and go to Step 5. Else if Parity = 0, set h c = max{min{t(0), t(1)} + 1, max{t(0), t(1)}}, else set h c = max{t(0), t(1)}. Step 8. If c < 3, set i = _i + 1_ 3 , j = _j + 1_ 3 , k = _k + 1_ 3 , and c = c + 1 and go to Step 2, else set cc = min{h 1 , h 2 , h 3 }. End. (The checker consisting of the trees T 0 (cc) and T 1 (cc) is an optimal STE parity checker.)
The following example illustrates the application of the design procedure. EXAMPLE 1. Consider that we want to design an optimal STE parity checker such that each XOR gate is tested exhaustively when the checker receives as inputs the rows of the 4-by-8 matrix B¢ = [a 3 a 1 a 2 a 2 a 0 a 5 a 1 a 5 ].
We can see that B¢ is an M-matrix with rows having odd parity, thus, we set Parity = 1. According to the design procedure, we have to replace the columns a 3 , a 4 , and a 5 of B¢ with the columns a 0 , a 1 , and a 2 , respectively. Then, we get the N-matrix B = [a 0 a 1 a 2 a 2 a 0 a 2 a 1 a 2 ], where B¢ ∈ D B and n 0 = 2, n 1 = 2, and n 2 = 4.
Step 1. We set i = 0, j = 1, k = 2, and c = 1.
1. |x| 2 : denotes the residue of x modulo 2.
Step 2. We set 
Step 3. g 0 = 3 > 2 .
Step 4. We consider two trees T 0 (1) and T 1 (1), each one consisting of one XOR gate with output a 0 , and we set g 0 = g 0 -2 = 1 and t(0) = t(1) = 1 (the number of XOR gate levels of the trees T 0 (1) and T 1 (1)) and m = 0.
Step 5. We set Step 6. We append to the inputs of the tree T 0 (1) (gate 1 in Step 6. We append to the inputs of the tree T 1 (1) (gate 2 in Step 7. Since g 1 ≠ 0, we set m = |m + 1| 2 = 0 and we go to
Step 5.
Step 5. We set Step 6. We append to the inputs of the tree T 0 (1) (the tree consisting of gates 1, 3, and 4 in Fig. 3a Step 7. g 0 = g 1 = g 2 = 0 and Parity = 1. Thus, we set h 1 = max{t(0), t(1)} = max{3, 2} = 3. The design of the first checker has been completed, see Fig. 3a .
Step 8. Since c < 3, we set i = _i + 1| 3 = 1, j = _j + 1| 3 = 2, k = _k + 1| 3 = 0, and c = c + 1 = 2, and go to Step 2. Following the steps of the proposed Algorithm in the same way, we get the realization of Fig. 3b . Then, in
Step 8, we have c = 2 < 3, and we set i = _i + 1| 3 = 2, j = _j + 1| 3 = 0, k = _k + 1| 3 = 1, and c = c + 1 = 3, and go to Step 2. Following the steps of the proposed algorithm, we get the realization of Fig. 3c . Then, since c = 3, we set cc = min{h 1 , h 2 , h 3 } = 3. Therefore, the checker of Fig. 3c is an optimal STE parity checker. PROOF. Theorem 1 implies that it is equivalent to prove that for the N-matrix F, where F¢ ∈ D F , the proposed design procedure, gives an optimal realization of the STE parity checker. Following Design Procedure 1, we get three STE parity checkers, one consisting of two parity trees with output sequences a 0 , one with output sequences a 1 , and one with output sequences a 2 , and we choose that with the least number of XOR gate levels. Therefore, to prove Theorem 4, it is enough to prove that ,among the STE parity checkers consisting of two trees with output sequences a i , a i ∈ {a 0 , a 1 , a 2 }, the checker designed according to the design procedure is optimal. The theorem will be proved by contradiction. Let T be an STE realization of the parity checker designed according to the proposed design procedure, consisting of two trees with output sequences a i , a i ∈ {a 0 , a 1 , a 2 }, and t be the number of XOR gate levels of T. Suppose that, for the N-matrix F, there exists an STE realization T¢ of the parity checker consisting of two trees with the same output sequences a i , and t¢ XOR gate levels, where t¢ < t. Theorem 3 implies that all STE parity checker realizations that have the same output sequences use the same number of gates g i , g j , and g k . Therefore, the parity checkers T and T¢ have the same number of gates g i , g j , and g k . We can see that the number of XOR gates with outputs a 0 , and/or a 1 and/or a 2 , which can be appended to the inputs of the XOR gates of the w level of a tree with w levels, increases with the number of the gates of this level. Then, taking into account that t¢ < t, we conclude that each level of T¢ will have a number of XOR gates greater than or equal to the corresponding level of T and at least one level of T¢ will exist which will contain more XOR gates than T. But, this contradicts the fact that, following the proposed design procedure, we append to each level the maximum number of gates and then we go to the next level. V
DISCUSSION
To estimate the practical interest of the proposed optimal STE parity checkers, we will compare these with the STE parity checkers designed according to the method given in [15] . All realizations have the same number of XOR gates, but the number of XOR gate levels may differ from realization to realization. When the number of inputs is not very small, the number of STE realizations that can be designed according to the method given in [15] is usually extremely large. Thus, the design of all STE parity checkers that can be designed by this method in order to get the best realization with respect to the propagation delay is not feasible. In Table 1 , the values of n 0 , n 1 , n 2 , n 3 , n 4 , and n 5 have been generated randomly. The design procedure in [15] is based on successive partition of the inputs into two groups satisfying some properties. Since each partition can be made in many ways and guidelines have not been given in [15] , the partition is generated randomly. A partition not satisfying the necessary conditions is discarded and a new partition is generated randomly. From Table 1 , we can see that the optimal STE parity checkers which are designed by our method are significantly faster, in many cases two or more times faster, than the checkers designed according to [15] . The number of XOR gate levels given in Table 1 for the checkers designed by the method given in [15] are indicative. The designer can repeat the design procedure given in [15] a few more times in order to achieve a better realization. However, the lack of guidelines driving the designer to a better realization, as well as the fact that the designer does not know the number of XOR gate levels of the optimal realization, make the effort difficult. The speed is a very important feature of the checker. When the propagation delays of the checkers are greater than the propagation delays of the functional circuits, the global speed of the selfchecking circuit may decrease significantly [16] .
In the cases where, during the normal, fault-free operation the checker does not receive the rows of an M-matrix, we can partition the inputs into groups such that each group i receives the rows of an M-matrix ¢ F i . Then, for each group, we can design according to the proposed method an optimal STE parity checker. The outputs of these checkers can be compacted, using the method given in [11] . As we have mentioned in the introduction, the hardware overhead of the parity and two-rail checkers designed according to the method given in [11] are prohibitively large when the number of inputs is not very small. But, in this case, the number of groups is usually small, hence, the number of the outputs that should be compacted is small and the hardware overhead is small. We have, however, to note that the problem with the stuck-at faults on the clock line associated with the method given in [11] remains. In some cases, the code inputs of an embedded checker may be not predetermined. In these cases, the use of the method given in [11] is unavoidable.
CONCLUSIONS
Parity codes have found the most wide application in computer systems. In this paper, we presented a new method for designing Self-Testing Embedded parity checkers. During normal, fault-free, operation, each XOR gate receives all possible input vectors. The internal non-stuck-at faults under which the checker is Self-Testing depend on the implementation of the XOR gates. The great advantage of the proposed method is that it is the only one that gives, in a simple and straightforward way, an optimal STE realization of the parity checker with respect to the number of XOR gate levels and XOR gates. The selection of the best parity checker realization that can be designed by the methods given in [12] , [15] is based on the exhaustive search of the design space, which is usually prohibitively large. Besides the theoretical interest that an optimal solution always has, we have shown that the proposed design method also has practical interest. In many cases, the optimal STE parity checkers are two or more times faster than the checkers designed according to the method given in [15] . Also, the optimal STE parity checkers require more than three times less hardware for their implementation than the corresponding checkers designed according the method given in [11] .
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